

FAST SWITCHING THYRISTOR

ATF401


Repetitive voltage up to **800 V**
Mean on-state current **890 A**
Surge current **12 kA**
Turn-off time **20 μ s**

FINAL SPECIFICATION


gen 18 - ISSUE : 05

Symbol	Characteristic	Conditions	T _j [°C]	Value	Unit																								
BLOCKING																													
V _{RRM}	Repetitive peak reverse voltage		125	800	V																								
V _{RSM}	Non-repetitive peak reverse voltage		125	900	V																								
V _{DRM}	Repetitive peak off-state voltage		125	800	V																								
I _{RRM}	Repetitive peak reverse current	V=V _{RRM}	125	75	mA																								
I _{DRM}	Repetitive peak off-state current	V=V _{DRM}	125	75	mA																								
CONDUCTING																													
I _{T(AV)}	Mean on-state current	180° sin, 50 Hz, Th=55°C, double side cooled		890	A																								
I _{T(AV)}	Mean on-state current	180° sin, 1 kHz, Th=55°C, double side cooled		770	A																								
I _{TSM}	Surge on-state current, non repetitive	sine wave, 10 ms	125	12	kA																								
I ² t	I ² t	without reverse voltage		720 x1E3	A ² s																								
V _T	On-state voltage	On-state current = 2000 A	125	0,7	V																								
V _{T(TO)}	Threshold voltage		125	1,35	V																								
r _T	On-state slope resistance		125	0,350	mohm																								
SWITCHING																													
di/dt	Critical rate of rise of on-state current, min	From 75% V _{DRM} up to 1200 A, gate 10V 5 ohm	125	400	A/ μ s																								
dv/dt	Critical rate of rise of off-state voltage, min	Linear ramp up to 75% of V _{DRM}	125	600	V/ μ s																								
t _d	Gate controlled delay time, typical	V _D =200V, gate source 20V, 10 ohm, tr=.5 μ s	25	0,3	μ s																								
t _q	Circuit commutated turn-off time	di/dt = 60 A/ μ s, I = 1000 A dV/dt = 200 V/ μ s, up to 80% V _{DRM}	125	20	μ s																								
Q _{rr}	Reverse recovery charge	di/dt = 60 A/ μ s, I = 1000 A	125	60	μ C																								
I _{rr}	Peak reverse recovery current	V _R = 50 V		80	A																								
I _H	Holding current, typical	V _D =5V, gate open circuit	25		mA																								
I _L	Latching current, typical	V _D =12V, tp=30 μ s	25		mA																								
GATE																													
V _{GT}	Gate trigger voltage	V _D =5V	25	3,5	V																								
I _{GT}	Gate trigger current	V _D =5V	25	350	mA																								
V _{GD}	Non-trigger gate voltage, min.	V _D =V _{DRM}	125	0,25	V																								
V _{FGM}	Peak gate voltage (forward)		25	30	V																								
I _{FGM}	Peak gate current		25	10	A																								
V _{RGM}	Peak gate voltage (reverse)		25	5	V																								
P _{GM}	Peak gate power dissipation	Pulse width 100 μ s	25	150	W																								
P _{G(AV)}	Average gate power dissipation		25	2	W																								
MOUNTING																													
R _{th(j-h)}	Thermal impedance, DC	Junction to heatsink, double side cooled		37	°C/kW																								
T _j	Operating junction temperature			-30 / 125	°C																								
F	Mounting force			11.0 / 13.0	kN																								
	Mass			320	g																								
ORDERING INFORMATION : ATF401 S 08 A <input type="checkbox"/> tq code																													
standard specification <input type="checkbox"/> VDRM&VRRM/100																													
<table border="1"> <tr> <td colspan="6">tq code</td> </tr> <tr> <td>D 10 μs</td> <td>C 12 μs</td> <td>B 15 μs</td> <td>A 20 μs</td> <td>L 25 μs</td> <td></td> </tr> <tr> <td>M 30 μs</td> <td>N 35 μs</td> <td>P 40 μs</td> <td>R 45 μs</td> <td>S 50 μs</td> <td></td> </tr> <tr> <td>T 60 μs</td> <td>U 70 μs</td> <td>W 80 μs</td> <td>X 100μs</td> <td>Y 150μs</td> <td></td> </tr> </table>						tq code						D 10 μ s	C 12 μ s	B 15 μ s	A 20 μ s	L 25 μ s		M 30 μ s	N 35 μ s	P 40 μ s	R 45 μ s	S 50 μ s		T 60 μ s	U 70 μ s	W 80 μ s	X 100 μ s	Y 150 μ s	
tq code																													
D 10 μ s	C 12 μ s	B 15 μ s	A 20 μ s	L 25 μ s																									
M 30 μ s	N 35 μ s	P 40 μ s	R 45 μ s	S 50 μ s																									
T 60 μ s	U 70 μ s	W 80 μ s	X 100 μ s	Y 150 μ s																									



ON-STATE CHARACTERISTIC
T_j = 125 °C




SURGE CHARACTERISTIC
T_j = 125 °C



TRANSIENT THERMAL IMPEDANCE
DOUBLE SIDE COOLED



Dimensions
in mm



Cathode terminal type DIN 46244 - A 4.8 - 0.8


Gate terminal type AMP 60598 - 1

All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < .03 mm and roughness < 2 μm.

In the interest of product improvement POSEICO SpA reserves the right to change any data given in this data sheet at any time without previous notice.


If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by




SWITCHING CHARACTERISTICS

REVERSE RECOVERY CHARGE
T_j = 125 °C



REVERSE RECOVERY CURRENT
T_j = 125 °C



$$t_a = I_{rr} / (di/dt) \quad t_b = t_{rr} - t_a$$

$$\text{Softness (s factor)} \quad s = t_b / t_a$$

$$\text{Energy dissipation during recovery } E_r = V_r \cdot (Q_{rr} - I_{rr} \cdot t_a / 2)$$

